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Abstract 
Long pulse or steady state operation of fusion experiments require data acquisition and processing systems that reduce the volume of data 
involved. The availability of self-adaptive sampling rate systems and the use of real-time lossless data compression techniques can help solve 
these problems. The former is important for continuous adaptation of sampling frequency for experimental requirements. The latter allows the 
maintenance of continuous digitization under limited memory conditions. This can be achieved by permanent transmission of compressed data to 
other systems. The compacted transfer ensures the use of minimum bandwidth. This paper presents an implementation based on intelligent test 
and measurement system (ITMS), a data acquisition system architecture with multiprocessing capabilities that permits it to adapt the system's 
sampling frequency throughout the experiment. The sampling rate can be controlled depending on the experiment's specific requirements by using 
an external dc voltage signal or by defining user events through software. The system takes advantage of the high processing capabilities of the 
ITMS platform to implement a data reduction mechanism based in lossless data compression algorithms which are themselves based in periodic 
deltas. 
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1. Introduction 
One goal in data acquisition systems used in long pulse or 
steady state fusion diagnostics is to acquire capabilities to adapt 
the sampling rate depending on the experiment's time evolu-
tion. Another is to compress the acquired information in order 
to reduce the high amount of data to be processed, and therefore 
reduce the required network bandwidth and storage require-
ments. In order to achieve these goals, flexible data acquisition 
system architecture that can be easily customized to specific 
experiment requirements within a short development time is 
needed The ITMS platform is an example of such sys-
tem architecture. The final goal of ITMS is to offer a technology, 
consisting of a set ofhardware and software tools that allows the 
development of advanced intelligent instruments (All) with fast 
data acquisition and processing capabilities that can be recon-
figured through software. The system architecture and the use of 
fourth generation programming languages, such as Lab VIEW, 
allow the reduction of development time substantially. 
This paper presents an application of this technology to 
implement a data acquisition and processing system that has 
adaptive sampling capabilities, and can also compress the 
acquired data before sending it to a database server or to other 
processing systems through a network connection. Both features 
reduce the amount of data acquired by the system, while main-
taining the same amount of information, allowing a reduction 
of the required transmission bandwidth and storage require-
ments of the overall system. Adaptive sampling capabilities 
means that the sampling rate of data acquisition cards that are 
used can be changed dynamically, e.g. during the experiment 
duration, according to specific requirements. In order to keep 
track of the sampling frequency used to acquire each sample, 
this system uses an analogue dc voltage applied to an input 
of each data acquisition card, which is related to the sampling 
rate being used. There is a direct relation between the dc volt-
age value of that input channel and the sampling frequency 
being used to acquire the rest of the channels (see Section 3). 
The system also includes a data reduction mechanism that is 
implemented based in data compression algorithms developed in 
Lab VIEW 
2. ITMS architecture 
Fig. 1 shows the hardware architecture of the ITMS plat-
form adapted to this application. The hardware consists of the 
following elements: 
• One standard PXI chassis, with an embedded system CPU 
(SCPU). SCPU is used to configure data acquisition cards 
(DAQ), to acquire data from DAQ channels, to distribute the 
acquired data among system's CPUs and to process the data 
of desired channels. 
• Several DAQ cards. 
• Several peripheral CPU cards (PCPU) allocated in peripheral 
PXI slots (CC8-BLUES Pentium 3 fromEKF System or Inova 
ICP-PM-4). PCPUs are used to process the data acquired from 
desired channels. PCPUs will increase the computing capacity 
of the PXI platform as compared to typical PXI systems based 
only in the system CPU controller 
ITMS software architecture is based in three software mod-
ules that run both in the SCPU and in the PCPUs (Fig. 2): 
Setup&DAQ, dynamic data processing system (DDPS) and 
event detection and sample rate modification (EDSRM). These 
modules were developed using Linux kernel modules (Fedora 
Core 1) based on RTAI (Version 3.3), the COMEDI data acqui-
sition driver and Lab VIEW (Version 8.2). 
The Setup&DAQ module deals with the data acquisition and 
distribution configuration and the acquisition and data distri-
bution among processing elements of the system (PCPUs and 
SCPU). The user interface was developed in Lab VIEW, while 
the data acquisition and distribution part was coded using Linux 
kernel modules. The part that deals with the continuous data 
collection in the final user applications was developed in C 
and integrated in Lab VIEW code by using code interface nodes 
(CINs). 
The DDPS module is in charge of running the data processing 
routines defined by the user. These routines were developed in 
Lab VIEW. The results obtained by DDPS are sent to another 
computer using the network connection. 
The EDSRM module is a client-server application that runs 
in each CPU (SCPU or PCPUs). The client, which usually runs 
in the PCPUs, detects the events generated by the DDPS mod-
ule and sends them to the server module as messages through 
TCP/IP. The server, which always runs in the SCPU, receives 
the messages from the clients, or any other external systems, and 
updates the sampling rate accordingly. Sampling rate changes 
can also be caused by external systems by applying an external 
dc voltage signal to one of the system's inputs (external sam-
pling rate control signal). The relation between the sampling 
frequency and the external dc voltage value is defined during the 
system configuration process. The EDSRM server also checks 
for changes in this voltage to detect sampling rate modification 
requests. 
3. Implementation of the adaptive sampling rate model 
in the ITMS 
Sampling rate in commercial data acquisition cards is con-
trolled through an internal or external clock signal. The raw data 
acquired from the card does not include any information about 
the sampling rate that has been used to acquire it. The sampling 
rate information is added by the data acquisition driver when it 
collects the data, according to the data acquisition configuration 
information. Fig. 3 shows how the ITMS hardware architecture 
was modified to implement adaptive sampling rate. The DAQ's 
external clock input is used to control the acquisition process. 
This clock is generated using a counter of an additional DAQ 
card (DAQO), whose input can be chosen between an external 
master clock signal connected to the clock's source input, or 
the internal DAQ timebase clock. In addition, one analog input 
channel of the DAQ card is used to read the value of the external 
sampling rate control signal. Finally, an analog output voltage 
channel of the same card is used to generate the mark voltage 
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Fig. 1. Standard ITMS platform hardware architecture. 
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Fig. 2. Diagram of software applications, at LabVIEW and Linux kernel level, 
running in system CPU (SCPU) and peripheral CPUs (PCPUs). 
channel. This voltage is related to the sampling rate used for 
a predefined set of values, and is connected to the analog input 
channel 0 of each DAQ card. This channel is named mark voltage 
channel ( VMC). When the sampling frequency is changed during 
an acquisition, the analog dc voltage generated is also updated, 
and therefore when new samples are acquired, the sampling rate 
used can be determined by looking for a change in the voltage 
level of the first input channel of that DAQ card. The hardware 
must guarantee that the changes in the sampling rate clock and 
the generated voltages are produced simultaneously. It must be 
noted that in this implementation model it is not necessary to 
stop and start the data acquisition driver in order to change the 
sampling rate. 
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Fig. 3. Modified ITMS hardware architecture for self-adaptive sampling rate. 
The Setup&DAQ module running in the SCPU analyzes the 
mark channel in the data blocks in order to determine if a change 
of the sampling rate has been produced at any time, and assigns 
the correct sampling information to each data block. 
This mechanism ensures that any external system can change 
the sampling rate as needed by changing the analog dc volt-
age. An example of such an external system could be a 
specific hardware of the experimental environment used to gen-
erate the temporal profile of the sampling rate. Also, another 
device of the same PXI system could generate this control 
voltage. 
Fig. 4 shows the steps in the ITMS during a change in the 
sampling rate for a particular case in which it is necessary to 
increase the sampling rate if one of the acquired signals has 
a significant amount of energy in the 2 kHz band (being this 
is a user defined event). The goal is that the system changes 
automatically the sampling rate being used from lOOkS/s to 
200 kS/s if it detects the above mentioned event. 
The system behaves as follows (see Fig. 4): 
Step 1: The acquired data is collected by the Setup&DAQ mod-
ule running in the SCPU. This module analyzes the mark 
channel information to determine if there has been any 
change during that block acquisition in the sampling 
rate. Then it sends the data to be processed to the PCPU 
using a frame that contains the following elements: the 
initial sampling rate used in the buffer; the final sam-
pling rate used in the buffer; the index within the buffer 
of the sample where the sampling rate was changed, or 
- 1 if there had been no change; and the data block size 
in bytes. 
Step 2: The frame is received by the Setup&DAQ module run-
ning in the PCPU and passed to the DDPS. 
Step 3: The frame is processed according to the desired event 
detection algorithm developed by the user in LabVIEW. 
In this case, as an example, a floating point FFT is per-
formed to determine if the input signal has energy in 
the 2 kHz frequency band. As this is not the case in this 
step nothing else happens and the cycle repeats. 
Step 4: Block N is sent to PCPU1. 
Step 5: Block N is received by PCPU 1. 
Step 6: If the DDPS module detects energy in the 2 kHz band, 
it generates automatically an event and sends it to the 
client EDSRM module running in the PCPU using Lab-
VIEW notifiers. 
Step 7: The EDSRM client sends a message to the server 
EDSRM module running in the SCPU for it to change 
the sampling rate. 
Step 8: When the server module receives this message it 
changes the sampling clock and the mark channel dc 
voltage accordingly. These tasks can only be done in 
the SCPU. 
Step 9: The change in the sampling rate will be detected by the 
Setup&DAQ module running in the SCPU when a new 
block arrives containing a change in the value of the 
voltage of the mark channel. 
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Fig. 4. Steps (marked with squares) in the operation of ITMS to adapt experiment's sampling rate when user defined events have been defined. 
Experimental results show that if three input signals are 
acquired using the conditions of Fig. 4, a sampling rate change 
appears, as an average, in the sample index 800 of the next 
block. For the sampling rate used in the example, this means a 
latency time of 8 ms. This latency is measured by analyzing in 
which block's sample the change in the mark channel appears. 
This latency is due to the internal processes of the system, which 
mainly consist of: reading the data samples from the RTAI FIFO 
memory (?rFiFo), process the data block and generate the event 
to the EDSRM client (fp), generate and receive the event mes-
sage to finally update the sampling rate and mark channel voltage 
(fei )• Therefore, the latency time depends on the number of sam-
ples to acquire, the event detection algorithm implemented and 
the client-to-server latency time of the EDSRM modules. In 
this example the communication protocol between the EDSRM 
modules was implemented using TCP/IP trough a network con-
nection, but the next step is to implement it using the PCI bus to 
reduce its latency. In this example the DDPS module also sends 
the acquired data to a database storage server through a network 
connection. 
One of the inconveniences of this approach is the impact 
of the time needed to reprogram the counter of the DAQ 
card used to generate the sampling rate clock. With the hard-
ware used it was detected that while the counter is being 
reprogrammed its output remains at a low level, and thus no 
samples are acquired during that interval (more o less 500 (is) 
causing a small loss of data each time the sampling rate is 
changed. 
4. Data reduction implementation in ITMS 
The data reduction mechanism that was implemented in this 
application consists of using the lossless data compression algo-
rithms based in periodic deltas These 
algorithms are applied to data blocks in the DDPS module before 
sending them to the network. The algorithms, developed in C, 
were integrated in Lab VIEW and coded using CINs. It must be 
noted that this means the ITMS can send three different data 
frame types through the network depending on the data format: 
binary, compressed binary and floating point. In this particular 
application the compressed binary format frame includes infor-
mation about the sampling rate, the compression method, the 
initial sample and the delta values. 
5. Discussion 
Data acquisition systems with adaptive sampling rate capa-
bilities can be very interesting, if not crucial, for long pulse 
or steady state experiments. The possibility of having scalable 
DAQ systems with local multi-processing capabilities allows the 
development of highly efficient and complex data acquisition 
applications oriented to data reduction. 
The model presented here, based on the ITMS platform, in 
which the sample rate is controlled by a dc voltage, allows 
finding solutions to complex experiment requirements. 
Hardware solutions must be proposed in order to solve the 
problems related to the loss of information during the short time 
needed to update the sampling rate clock. 
The solution proposed is the first step in the definition of 
a model for the development of AIL These can adapt their 
behaviour to the experiment temporal evolution. 
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